Fault tolerance of SRAM-based FPGA via configuration frames

Farid Lahrach (1) , Abderrahim Doumar (1) , Eric Chatelet (1)

1 LM2S - Laboratoire Modélisation et Sûreté des Systèmes

Fault tolerance is an important system metric to increase chip reliability. The conventional technique for improving system reliability is through component replication, which usually comes at significant cost: increased design time, testing, power consumption, volume and weight. In this contribution, we propose a technique based on partial dynamic reconfiguration (PDR) to tolerate faults in configurable logic blocks (CLBs) and routing resources (RRs). The fault tolerance is achieved through SRAM cells of configuration frames. Our method do not require preallocated spare CLBs or RRs. The reliability of frames is analyzed and improved.

Domaines: Performance et fiabilité [cs.PF]; Systèmes et contrôle [cs.SY]

Farid Lahrach, Abderrahim Doumar, Eric Chatelet. Fault tolerance of SRAM-based FPGA via configuration frames. Systems (DDECS), Apr 2011, Cottbus, Germany. pp.139-142, ⟨10.1109/DDECS.2011.5783066⟩. ⟨hal-02317777⟩