index - Equipe Secure and Safe Hardware Accéder directement au contenu

 

Dernières publications

Mots clés

Masking Formal methods Randomness CRT Security services Countermeasures Robustness STT-MRAM 3G mobile communication Spin transfer torque Electromagnetic Tunneling magnetoresistance Field programmable gate arrays Estimation Magnetic tunneling SoC Power demand Elliptic curve cryptography GSM Reverse-engineering Protocols Resistance Fault injection attack Circuit faults Intrusion detection Transistors Sensors Masking countermeasure Field Programmable Gates Array FPGA Differential Power Analysis DPA ASIC Routing Variance-based Power Attack VPA Receivers AES Formal proof Confusion coefficient Training Voltage Dual-rail with Precharge Logic DPL Side-channel analysis Security RSA PUF Switches Hardware security Internet of Things Loop PUF Fault injection OCaml Random access memory Asynchronous FPGA Side-Channel Analysis SCA Side-channel attacks SCA Image processing SCA FDSOI Side-Channel Attacks Countermeasure Temperature sensors MRAM Costs Machine learning Information leakage Convolution Defect modeling Filtering Side-Channel Analysis Security and privacy Energy consumption Steadiness Computational modeling CPA Neural networks Mutual Information Analysis MIA Process variation Magnetic tunnel junction TRNG Application-specific VLSI designs Differential power analysis DPA Hardware Power-constant logic Dynamic range Linearity Coq Reverse engineering Signal processing algorithms Simulation Cryptography Side-channel attacks Logic gates DRAM Writing Side-channel attack Aging Lightweight cryptography Reliability Authentication Sécurité

 

Documents avec texte intégral

211

Références bibliographiques

428

Open access

39 %

Collaborations